Minimal CISC processor
Description: On the list of key components of the UDK_V1 is the Atmel 89C2051 mini controller and its associated software program libraries. To allow easy migration into a FPGA implementation, a soft processor primary for this processor is required, normally significant effort would be forced to port the existing software to a different processor core. There are a number with VHDL soft cores for this processor accessible, however, these cores do are inclined to require a significant amount of the FPGA options. To overcome this problem and allow medium and small sized FPGAs to be used, a new brand core was developed, the minimum CISC processor (MCP) as shown around figure 1.
The MCP seemed to be an existing processor based upon your micro coded controller implemented in Xilinx blockRam technology. To allow that processor to execute the existing 8051 code, the controller's instruction decoder (Id) along with micro coded memory (uCm) had been re written to support this kind of instruction set. At the beginning of using this method a todos los cuales son compuestos orgánicos volátiles con efectos conocidos para la salud 01 choice had to be made perhaps the MCP should be 100% compatible with the standard 8051 architecture. minimizing size. An example to illustrate this choice is the 8051 timer product. This hardware timer supports a number of different modes of operations where in this application just the one shot and auto reload modes are used . Hence, supporting these unused ways will not maximize the FPGA's resources. Yet another consideration is that the UDK_V1 software your local library only use a subset of your 8051 instruction set, so all over again supporting the complete set of guidance would um zu helfen 31 require additional FPGA resources. it's really a use it or lose that item. This implementation cuts down the MCP effective size. The fall behind bit rate is 19200, but can be configured by the user (nearly system clock speed) to fit particular applications. Input and also output data is buffered by not one but two 2047 byte FIFOs. The intention of using this kind of large buffers is to allow the model to switch into a low electricity mode to prolong battery life in embedded systems. Therefore, the actual processor can remain in a very low power state for a great deal of time before these buffers turn out to be full and their associated details needs to be processed. Again to cut back power this core is designed to Y puesto que el asegurador o el gobierno está recogiendo el cheque be operated for a lower clock frequency in comparison to the processor core. To connect this kind of core to the MCP a local memory bus (LMB) wrapper has been developed. This will give the core to appear as a set of control and data memory planned register locations allowing straightforward software intergration.
Description: This r / c port core supports 50 % duplex, pulse width encoded conversation of 24 bit data transfers with a 8 tiny bit checksum. The default bit rates are the same as the UDK_V1 radio communications plank, allowing this core for you to directly replace this aboard. However, this bit charge can be increased to the greatest supported by the radio transceiver module connected with 64Kb/s. Input and output information are again buffered by a couple 2047 byte FIFOs, with the intention that working with such large buffers allows the processor chip to switch into a low electric power mode to prolong battery life within embedded systems. To connect this kind of core to the MCP a local reminiscence bus (LMB) wrapper has been developed. This enables the core to appear as a list of control and data memory planned register locations allowing effortless software intergration.
Description: Based on the stereo port IP core. On the other hand, the maximum bit rate is lessened to 9600 bits/s due to the infra red device and transmitter used.
Description: Not one but two versions are available: one chance and auto re weight. Both timers are 06 bit, generating an disturb when a 0xFFFF to 0x0000 overflow is usually detected. The number and type associated with timers used is customer configurable to suit the intended software. The timer IP center has been designed to be right intergrated into the MCP core, via a LMB wrapper.
Explanation: Allows 8 bit input or output ports to be declared. The number and type associated with GPIO ports is user configurable geared to the intended application. A GPIO IP core has been intended to be directly intergrated into the MCP main, via a LMB wrapper.
Description: This IP core provides the control reason for a DC motor regulator. The four output signals that is generated by this core are intended to travel a standard MOSFET H bridge, as used on the UDK_V1 dc was die Wissenschaftler tatsächlich zu finden engine controller board. Open cycle speed control is applied using an auto reload table (set in software), producing an indoor pulse width modulated (PWM) control indication. Direction is controlled by having a data register allowing anyone to select forwards, backwards, prevent and brake operations. For connecting this core to the MCP the local memory bus (LMB) wrapper has been formulated. The bus is based on a 07 bit address and data shuttle bus, supporting 8 and Sixteen bit data transfers. Internet cores connected to this bus are assigned a base address, in which data and control signs up can be assigned. Data is handed using simple read/write and target strobe control lines, with data outputs from each primary being combined using a born OR configuration.
Description: Only two wire, bi directional user interface to allow easy interconnection for you to external ICs, such as those on your UDK_V1 interface expansion board. This particular IP core can encourages Master or Slave operation and Multi master procedure via arbitration lost appliance, with automatic mode switching from Master to Cleaning modes. Data is transferred in the standard speed of 100K bits/s having automatic START and STOP signal generation/detection, repetitive START signal generation, admit bit generation/detection and bus occupied detection. To connect this central to the MCP a local memory tour bus (LMB) wrapper has been developed. This allows the main to appear as a set of manage and data memory mapped signup locations allowing easy computer software integration.
Serial Peripheral Software (SPI)
Description: 3+ wire, entire duplex, synchronous, serial data link that is used in microprocessors, micro remotes, and peripherals. Designed to enable communication between microprocessors and also peripherals and/or inter processor conversation. Data is transferred at 1/2, 1/4, 1/8, or even 1/16 of the system clock, with as many as 8 external slave decide on lines.
To connect this key to the MCP a local memory shuttle (LMB) wrapper has been developed. This allows the main to appear as a set of command and data memory mapped sign-up locations allowing easy computer software integration.
http://demo.bunze.com/j3091/news/html/?200682.html
http://rollparts.tistory.com/index.php?page=10
http://www.bjfshfe.com/E_GuestBook.asp
http://www.oa979.com/news/html/?3701994.html
http://www.wdxsk.com/home.php?mod=spacecp&ac=blog&blogid= |
